ACCELERATING FPGA-SURF FEATURE DETECTION MODULE BY MEMORY ACCESS REDUCTION

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

FPGA-Based Feature Detection

Fast, accurate, autonomous robot navigation is essential for landing and roving on planets. For landing, particularly, computing speed matters. Navigation algorithms calculate feature descriptors in stereo pairs as the basis of visual odometry and obstacle avoidance. Feature detection is understood, but requires hundred-fold speed-up which is not achievable on conventional lander and rover comp...

متن کامل

Study group SURF: Feature detection & description

A technical report on Feature detection and implementing the Speeded-Up Robust Features(SURF)

متن کامل

Accelerating Flash Memory Access by Speculative Early Sensing Decision

There are various approaches for reducing Flash access time. NOR Flash enables high speed read access at the cost of a twofold density reduction than NAND and a lower program speed [1]. Throughput improvements include cache read and program [2], but those are efficient for sequential access whereas access patterns can be random [3]. Device approaches include program pulse magnitude optimization...

متن کامل

Copy Move Image Forgery Detection Using SURF Feature Point Extraction

The talk about image forgery is very common in the digital image forensic area. But with advanced image editing tools exposure of tampered part from the original image is hard. Human cannot visually identify the fabricated region from the Image. So, it is imperative to advance a technique which can detect the forged image from the original one. Copy-move/paste image forgery is a frequent catego...

متن کامل

FPGA Verification Module

This paper addresses verification and debugging tool for development of FPGA modules. Proposed tool is developed for educational purposes in teaching students on Digital Design and VHDL programming language. Main goal of the debugging module is to get/set signal values while the FPGA board is running the module of interest. Two PicoBlaze CPUs are used in order to synchronize the input and outpu...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Malaysian Journal of Computer Science

سال: 2019

ISSN: 0127-9084

DOI: 10.22452/mjcs.vol32no1.4